

FIG. 1

(PRIOR ART)




FIG. 2

TEST ON THREE MEMORIES COUPLED TO A SINGLE SEQUENTIAL BIST CONTROLLER USING THREE SEPARATE IDLE PERIODS




FIG. 3

N MULTIPLE BIST CONTROLLERS WITH SINGLE SYNCHRONIZE AND RESUME PINS





FIG. 4


TEST OF MEMORIES WITH MULTIPLE PARALLEL BIST
CONTROLLERS USING SYNCHRONIZATION STATE



0987231.05101
T0F50"2F22/860

FIG. 5


TEST OF MEMORIES WITH MULTIPLE PARALLEL BIST
CONTROLLERS USING SYNCHRONIZATION STATE (CONTINUED)



093224-053104

FIG. 6

TEST OF MEMORIES WITH MULTIPLE SEQUENTIAL BIST
CONTROLLERS USING SYNCHRONIZATION STATE



09872212.053104
FOFESD 21224860

FIG. 7

TEST OF MEMORIES WITH MULTIPLE SEQUENTIAL BIST
CONTROLLERS USING SYNCHRONIZATION STATE (CONTINUED)




FIG. 7

FIG. 8 — BIST CONTROLLER GENERATOR





FIG. 8-224360

FIG. 9

GENERATING A BIST CONTROLLER THAT RUNS USER
DEFINABLE ALGORITHMS WITH SYNC KEYWORD



09872212.053101